In the path toward the integration of organic field effect transistors (OFETs) and logic circuits into low-cost and mass produced consumer products, all-organic devices based on printed semiconductors are one of the best options to meet stringent costs requirements. Within this framework, it is still challenging to achieve low voltage operation, as required by the use of thin film batteries and energy harvesters, for which a high capacitance and reliable organic dielectric is required. Here, the development of a parylene-C based dielectric bilayer compatible with top-gate architectures for lowvoltage OFETs and logic circuits is presented. The polymer bilayer dielectric allowed the high yield fabrication of all-polymer, bendable, transparent p-and n-type OFETs operating below 2 V, with low 2 leakage, uniform performances and high yield. Such result is a key enabler for the reliable realization of complementary logic circuits that can operate already at a voltage bias of 2 V, such as wellbalanced inverters, ring-oscillators and D-Flip-Flops.
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Introduction
Organic field effect transistors (OFETs) have been extensively studied in the last decades, and are currently considered as the building block of the next generation of thin film electronics. [1] [2] [3] This technology allows for the development of large area, inexpensive, transparent electronic devices by means of cost-effective manufacturing techniques. Organic materials can be processed from solution, mostly by means of printing and coating techniques, which are low-temperature processes, enable mass production and minimize the by-products. [4] Being these manufacturing techniques compatible with flexible, plastic and other low-cost substrates, there is a clear potential for the integration of additional electronic functionalities into mass-produced, consumer products. [5] [6] [7] In order to meet very stringent costs constraints, which do not allow integration of conventional electronic chips, allorganic circuits fabricated by means of scalable techniques are one of the best options.
One of the main limitations hindering the adoption of all-organic printed circuits in real application is related to their operating voltage. [8] In order to grant their portability and easy integration, these circuits need in fact to be powered by thin film batteries [9, 10] and/or energy harvesters, such as plastic solar cells, [11, 12] thus requiring maximum operation voltages of a few volts and low power consumption, while keeping reasonably high values of accumulated charge density and of current flowing into the circuits. Efficient low voltage operation can be achieved by acting on the capacitance of the dielectric layer, which should be as high as possible and at the same time guarantee optimal charge accumulation and transport at the semiconductor-dielectric interface of both holes and electrons, in order to enable complementary architectures to drastically reduce power consumption. main strategies may be followed, either increasing the dielectric constant of the employed material or decreasing its thickness. The integration of high-k materials as dielectrics is not straightforward, as the energetic disorder at the interface might interfere with charge transport inside the semiconductor layer. [15, 16] Multilayer structures combining low-k and high-k materials have been therefore introduced. [17, 18] However, high-k materials typically show dielectric relaxations occurring at low frequency, [19, 20] possibly limiting the maximum operation frequency of OFETs. Such limit is particularly severe in electrolyte gated transistors, [21] where huge capacitances are achieved at the expense of the switching speed because of ions motion, even in recent solid-state electrolytes. [22] To avoid such limitations, an obvious choice is to downscale a low-k dielectric polymer. However, this strategy typically leads to very high leakage currents or complete breakdown of devices. A possible solution to the latter is the adoption of poly(chloro-p-xylene)-C (Parylene-C), a low-k, semicrystalline, thermoplastic polymer, which is commonly deposited by means of chemical vapor deposition (CVD); [23] this is not a solution-based printing technique, but it has already been shown to be largearea compatible and industrially scalable, so it would not be a limiting factor during a possible upscale of the manufacturing. This dielectric grants a low energetic disorder at the semiconductor-dielectric interface [24] and presents some appealing characteristics, such as its chemical inertness, flexibility, and the ability to form conformal, pinhole-free coatings. [24, 25] For such reasons, parylene has been largely investigated as a dielectric for OFETs, although most of the reports deal with bottom-gated structures, [26] [27] [28] [29] [30] [31] [32] [33] where the dielectric is deposited on an inert surface and not on the active material.
Staggered, top-gate structures are however very important towards the development of logic circuits as they allow for optimal charge injection, [34] thanks to the possibility of reducing the contact resistance through gate to source/drain electrodes overlap. [35] Moreover, they allow for controlled interfaces between the semiconductor and the dielectric layer, [36, 37] and for a partial selfencapsulation effect thanks to the upper gate dielectric and the gate electrode which improves environmental stability of devices. [38] In the context of OFETs based on a printed semiconductor, only one example of top-gated device employing parylene as dielectric has been reported, with opaque evaporated metallic contacts and operating voltages in the order of 30 V, thus not compatible with low voltage operation. [39] Here we exploit a thin parylene layer for the development of a high capacitance polymer bilayer 
Results and discussion
For the realization of high capacitance all-polymer dielectrics, we opted for a bilayer dielectric combining a thin parylene film on top of an ultra-thin solution-processed layer of poly(methyl methacrylate) (PMMA), thus combining the excellent dielectric properties of parylene [40] and the optimal interface formed by PMMA with a broad range of polymer semiconductors. The PMMA layer is in fact important to achieve optimal n-type devices ( Figure S1 ), as it protects the electron transporting semiconductor from the degrading effect of the chlorine atoms present in the parylene. [39] The overall dielectric properties of the bilayer dielectric have been investigated in order to find the best combination to be integrated into printed OFETs and circuits. For this analysis, a MIM (metalinsulator-metal) structure has been employed, as shown in Figure 1a, The presented electrical data have been extracted from an array of 100 transistors for each polarity, in order to address both the performances and the uniformity of the printed OFETs. The average transfer curves with their standard deviation, for an applied source-drain voltage VDS of 10 V, are shown in Figure 3c ,f, while the raw data, both for linear and saturation regime, can be found in Figure   S3 . The average maximum current, which has been extracted from the 10 V transfer curves, amounts to 1.67 ± 0.29 A for the n-type devices, while for the p-type devices it amounts to 4.02 ± 0.28 A.
This difference in the performance can be explained by considering the combined effect of their average field effect mobilities and of their threshold voltages.
The average field effect mobility of electrons (µe) and holes (µh), over 100 devices in both cases, was extracted from the slope of the transfer characteristic curves in the |VG| range from 8 to 10 V, according to the gradual channel approximation. [43] The areal capacitance for the dielectric stack employed in these devices has been measured for frequencies down to 5 Hz ( Figure S2c) , where we recorded a capacitance equal to 22.6 nF cm -2 ; this value has been used for the mobility extraction. Figure S4b) . n-type OFETs, on the other hand, exhibit a slightly non-ideal behavior, given by a small gate dependence of the mobility curves ( Figure S4a ). We extracted the measurement reliability factors (r), as recommended by Choi et al., [44] and obtained in both cases high values: close to 100 % for holes mobility in both linear (96 %) and saturation (95 %), and higher than 70 % for electrons mobility (81 % in linear and 73 % in saturation regime). As a result, average effective mobilities (µeff), which are more robust figure of merits to shallow traps at the dielectric interface, which are filled during the forward sweep and remain so during the backward one, which thus appears to be slightly more ideal. Being this hysteresis limited in size and reproducible, it does not affect the performances of our devices in a significant way and can be considered to be negligible.
Overall, of the 200 transistors fabricated for this electrical analysis, only two were not working, leading to a 99% yield. From a simple inspection with the optical microscope of the defective devices, we found that failure in the two devices was caused by particulate that landed onto the active channel ( Figure S5a,b) . It is therefore reasonable to expect that in a more controlled environment, such as a classified cleanroom, the yield may approach 100%.
Gate leakage currents of our transistors are very low, with a flat curve and leakage current values below 100 pA (Figure 3a,d ). More than 90% of the transistors are characterized by such low leakage, as shown in the raw data in Figure S3 , while only about 5 devices for each polarity present an increased leakage current, while still working properly, with current and mobility values comparable with the ones of the very low leakage devices. For what concerns the transistor arrays presented here, the presence of the leakage current is to be related in most of the cases to the accidental presence of small droplets of the silver nanoparticles ink into the transistors channel, as shown in Figure S5c .
Silver pads are needed uniquely for the characterization of transistors and circuits with external probes, but they are not needed for the actual operation of these devices; the main outcome of this work is in fact the development of fully transparent integrated circuits, in which the main cause of defective behavior here highlighted is eliminated. Figure S6a ; overall, there is no significant change in performances after 1000 bending cycles. Considering n-type transistors, maximum current values stay almost constant up to 1000
bending cycles for applied strains below 1 %, while for a 1.1 % strain value the current and mobility values are unchanged up to 100 bending cycles, while there is a small loss in performances after 1000 cycles, as it can be seen in Figure 4 and Figure S6b . The presented p-and n-type OFETs have been fabricated with the same techniques on the same substrates, employing identical electrodes and dielectrics. Therefore, their integration into complementary logic circuits is highly simplified. We started by fabricating a logic inverter, the simplest complementary circuit that can be realized, by integrating one p-and one n-type device. The inverter is fabricated by printing the two transistors with a shared drain contact and the same gate electrode, which act as output and input nodes, following the same fabrication steps presented for the transistor preparation (Figure 5a, b) . Since the performances of the two different types of devices are not perfectly balanced, with the p-type transistors presenting slightly higher currents compared to the n-type ones, the channel width of the p-type devices (Wp) has been designed to be about one third of the n-type transistors' one (Wn), with Wp = 300 m and Wn = 1000 m, while keeping the same channel length, Lp = Ln = 65 m. The latter dimensions have been adopted for all complementary circuits in this work. First, a static characterization of the printed inverters has been performed.
Voltage transfer curves (VTC) have been measured, sweeping the voltage input signal from a "0" logic state to a "1"; supply voltages (VD) varying from 2 V to 10 V have been used, and the so obtained VTC are plotted in Figure 5c as an average over the performances of 5 printed inverters. [45] achieved with an input voltage of 2 V. The noise margins (NM), which give an estimation of the immunity of the printed inverters to noise on the input signal, have been calculated using the maximum equal criteria. [46] NM lay in the range between 50 % and 60 % of VD/2 for all supply voltages from 2 to 10 V, with the highest value obtained for VD = 2 V, for which the average NM is equal to 0.62 V. The obtained figures of merit are ideal, indicating that low voltage complementary logic gates based on our printed transistors can be used in order to realize more complex integrated circuits. [45] The voltage transfer characteristics of these inverters show a small hysteresis, which can be related to the hysteresis shown by the single transistors and has already been addressed. This phenomenon is limited and reproducible, and thus doesn't affect their correct operation. In order to perform the dynamic characterization of these inverters, 7-stage ring oscillators (RO) have been fabricated (Figure 6a ). An RO is a loop containing an odd number of inverters, where the output of an inverter is fed into the subsequent one, leading to its characteristic self-oscillation, whose frequency fRO depends on the number of stages (N) and on the stage delay (SD), according to Hz when a voltage supply of 10 V is applied, which leads a minimum stage delay achieved of 1.14 ms. At the best of our knowledge, this is the first demonstration of a printed, all-polymeric, transparent ring oscillator operating at low voltage. [8, [47] [48] [49] [50] We then proceeded to the fabrication of more complex logic circuitry, in particular we integrated the printed transistor in a D-Flip-Flop (DFF), one of the basic memory elements needed to build sequential logic circuits, counters and timers. [45, [51] [52] [53] [54] This DFF has been implemented using a master- Figure S8b,c) . One of the characteristic feature of these devices is their transparency. We have thus evaluated the transmittance of the printed circuits by means of UV-vis spectroscopy in the visible range, and we have achieved a transmittance equal or higher than 90 % for the overall system; in Figure S9 we show the spot on the circuit where this measurement has been performed. Taking into account the contribution of the PEN substrate, and normalizing the transmittance for the circuit alone, we can show that our printed circuits have a transparency equal or higher than 95 % in the visible range, as it can be seen in Figure 7c . While previous low-voltage printed DFF has been presented in literature, [55] [56] [57] this is the first example, to the best of our knowledge, of a low-voltage, all-polymer, transparent DFF, additionally obtained combining scalable processes.
We assessed the shelf-life stability of non-encapsulated printed circuits stored in nitrogen. After 4 months of storage the DFF are still perfectly operational (Figure 7f ), thanks to the fact that characteristics of single transistors and inverters ( Figure S7 ) are negligibly altered. 
Conclusions
We have demonstrated the integration of a parylene-based bilayer as top-gate dielectric for allpolymer, printed, transparent and low-voltage OFETs. Except for the dielectric, in which parylene was deposited through an already industrially scaled chemical vapor deposition method, all the functional layers were inkjet printed on a PEN substrate. We used P(NDI2OD-T2) and 29-DPP-TVT semiconducting co-polymers for n-and p-type transistors, respectively, and we have reported correct field-effect behavior down to 1 V. The printed OFETs achieve currents higher than 1 A in both cases for operating voltages in the order of 10 V, with a high yield (99%) and uniform performances. The flexibility of these devices was assessed through bending tests, and it has been shown that they can sustain up to 1000 bending cycles with strains up to 1%.
We successfully demonstrated the integration of these transistors into complementary logic circuits. Our results show that it is possible to fabricate fundamental logic electronics blocks, as required in serialization circuits, timers and counters, through all-polymer, transparent OFETs on plastic capable of operating at voltages compatible with thin film batteries or energy harvesters, paving the way to their integration into consumer products with low additional costs.
Experimental Section
Bottom-contact/top-gate organic field effect transistors, whose structure is presented in Figure 2a As semiconductors, P(NDI2OD-T2) (ActivInk N2200, Flexterra Corporation) has been used for the n-type OFETs, and 29-DPP-TVT (synthesized according to Yu et al. [58] ) for p-type devices. Both semiconductors were patterned by inkjet-printing (Figure 2d ,e). P(NDI2OD-T2) has been printed from a mesitylene-based solution, with a concentration of 7 mg ml -1 , while 1,2-dichlorobenzene was used as solvent for 29-DPP-TVT, to yield a concentration of 2.5 mg ml -1 . After printing, annealing in nitrogen atmosphere have been performed; P(NDI2OD-T2) has been annealed for 3 hours at 120 °C, 
D-Latch
The D-Latch is a device used to store 1 bit of information. This circuit is composed of two inverters and two transmission gates, working with opposite phases, and it requires only 6 transistors to be implemented with the technology we are using. The operation of the D-latch can be divided into two main phases, the transparency and the hold phase. During the first, the clock is high and the input signal passes through the circuit and reaches the output, so the latch is said to be in transparent mode. On the contrary, when the clock is low, the device holds stably as output the signal received as input on the falling edge of the clock. Analyzing in details what happens inside the circuit, during the transparency phase, when the clock (CK) is high, and so CK' is low, the first transmission gate TG1 is acting as short circuit, while TG2 is acting as an open circuit. The input DATA is thus inverted twice, by both the first inverter INV1 and the INV2, and then transmitted to the output node, so the output of the transparency phase is the delayed copy of the input signal. On the contrary, during the hold phase, the clock CK is low and CK' is high, so TG1 is acting as open circuit and TG2 as short, which means that they form a closed loop and the output node corresponds to the input of the inverter INV1. The output is not sensitive to any change in DATA during the opaque phase.
The operation of the two latches DL1 and DL2 of the working D-Flip-Flop presented in this paper is shown in Figure S7 . 
D-Flip-Flop
The Master-Slave D-Flip-Flop is one of the basic circuits used to store information. The MasterSlave DFF is implemented by making use of two D-Latch circuits, connected in series and with opposite clock signals, so that when one is in its transparency phase, the other is in opaque phase, and vice versa. The output signal of this device is kept constant all the time and, being a falling-edge triggered device, might change its output value only when the clock signal is switching from high to low. In fact, in that instant, the first D-Latch DL1 goes from its transparency phase to the hold one, sampling the input data and then storing it into its feedback loop, while the second D-Latch DL2 switches from opaque to transparent, making thus possible for the input signal sampled during the falling edge of the clock to reach the output node.
UV-vis spectra measurement details Figure S9 . Schematic of the spot where the UV-vis spectra has been measured.
